Description: 针对在FPGA中实现FIR滤波器的关键--乘法运算的高效实现进行了研究,给了了将乘法化为查表的DA算法,并采用这一算法设计了FIR滤波器。通过FPGA仿零点验证,证明了这一方法是可行和高效的,其实现的滤波器的性能优于用DSP和传统方法实现FIR滤波器。最后介绍整数的CSD表示和还处于研究阶段的根据FPGA实现的要求改进的最优表示。-view of the FPGA FIR filters achieve the key-- the multiplication Efficient Implementation of research, to the multiplication of the DA into Lookup algorithm, and using the algorithm design of the FIR filter. FPGA through imitation 0.1 certification proves that the method is feasible and efficient, achieve superior filter performance DSP and traditional FIR filter method. Finally, integral and said the CSD is still in the research stage on the basis of FPGA requirements of the optimal said. Platform: |
Size: 1424384 |
Author:呈一 |
Hits:
Description: VHDL语言编写的FIR滤波器源码
对于嵌入式设计者有很好的指导作用
-VHDL prepared by the FIR filter source for Embedded designers have a good role in guiding Platform: |
Size: 152576 |
Author:冯申 |
Hits:
Description: 完成一个FIR数字滤波器的设计。要求:
1、 基于直接型和分布式两种算法。
2、 输入数据宽度为8位,输出数据宽度为16位。
3、 滤波器的阶数为16阶,抽头系数分别为h[0]=h[15]=0000,h[1]=h[14]=0065,h[2]=h[13]=018F,h[3]=h[12]=035A,h[4]=h[11]=0579,h[5]=h[10]=078E,h[6]=h[9]=0935,h[7]=h[8]=0A1F。
-Completion of a FIR digital filter design. Requirements: one, based on the direct type and distributed two algorithms. 2, input data width of 8, the output data width of 16. 3, filter order of 16 bands, tap coefficients for h [0] = h [15] = 0000, h [1] = h [14] = 0065, h [2] = h [13] = 018F , h [3] = h [12] = 035A, h [4] = h [11] = 0579, h [5] = h [10] = 078E, h [6] = h [9] = 0935, h [7] = h [8] = 0A1F. Platform: |
Size: 5120 |
Author:fredyu |
Hits:
Description: 基于verilog的fir滤波器设计,用的并行结构。在前面基础上加入四级流水(加法器,并行乘法器,乘法结果相加两级),通过验证。-Verilog-based design of fir filter using the parallel architecture. In front of the basis of adding four water (adder, parallel multiplier, multiply the result of the sum of two), through the verification. Platform: |
Size: 3072 |
Author:张堃 |
Hits:
Description: 基于verilog的三种不同方式的fir滤波器 fir1:直接型 fir2:串行DA fir3:并行DA-Fir filter for the verilog three different ways fir1: direct type fir2 of: serial of DA fir3: parallel DA Platform: |
Size: 2048 |
Author: |
Hits:
Description: verilog—FIR滤波器程序,可移植性强,可以借助FDAtool设计滤波器系数,写到本程序里即可-verilog-FIR filter process, portability, and can make use of FDAtool design filter coefficients, the program can be written to Platform: |
Size: 1024 |
Author:艾斯 |
Hits:
Description: fir滤波器的简单实现,主要用于学习与理解(Simple implementation of the fir filter, mainly for learning and understanding) Platform: |
Size: 1024 |
Author:未曾走远 |
Hits:
Description: FIR滤波FPGA实现 ,已在仿真软件上验证实现,不是IP核,不是ip核。(FIR filter FPGA implementation, has been verified in the simulation software, not IP core, not IP core.) Platform: |
Size: 25600 |
Author:韩冻少 |
Hits:
Description: FIR滤波器,verilog编写,可以正常使用(FIR filter, written by verilog, can be used normally, very good) Platform: |
Size: 1031168 |
Author:happytian |
Hits: